The present invention is directed to a multi-mode crystal oscillator System Selectively configurable to minimize power consumption or noise generation. Such a System is particularly applicable to the communication System of an implantable device, e.g., the microStimulator/sensor device described in U.S. Pat. Nos. 6, 164, 284 and 6, 185, 452 . In Such devices, their small size limits the size of the battery contained within and thus makes it essential to minimize power consumption. Additionally, the Small size and battery capacity result in a limited transmission power. Furthermore, the Small size limits the antenna efficiency which makes it desirable to limit any noise generation to maximize the Signal-to-noise level of the resulting receive Signal. Accordingly, embodiments of the present invention alterna tively Supply power to the oscillator in either a first mode that minimizes power consumption or a Second mode that minimizes noise generation. The present invention is generally directed to crystal oscillators and in particular to the use of crystal oscillators in applications that require low power consumption, e.g., a battery-powered implantable medical device, and applica tions that require low noise, e.g., communication Systems, and Systems for Selectively achieving both low power con Sumption and low noise generation.
BACKGROUND OF THE INVENTION
The present invention relates to Systems and in particular communication Systems which require the use of a crystal oscillator for controlling communication rates and/or modu lation. In Such Systems, the crystal oscillator and/or a power Supply for the crystal oscillator must have any noise gen eration minimized to thus maximize the Signal-to-noise ratio for the transmitted Signal and to maximize the capability to detect and demodulate a low Signal-to-noise level receive Signal. When Such a communication System resides in a battery-powered System, it additionally becomes desirable to minimize power consumption whenever possible. When the battery-powered System is implantable and miniaturized, the need to minimize power consumption is further exacerbated. For example, commonly-owned U.S. Pat. No. 6,164,284 entitled "System of Implantable Devices For Monitoring and/or Affecting Body Parameters" and U.S. Pat. No. 6,185, 452 entitled "Battery Powered Patient Implantable Device", incorporated herein by reference in their entirety, describe devices configured for implantation within a patient's body, i.e., beneath a patient's Skin, for performing various func tions including: (1) Stimulation of body tissue and/or sensing of body parameters, and (2) communicating between implanted Slave devices and a master device which may be external to a patient's body. Depending upon the ailment affecting the patient, it may be desirable to communicate with a number of different devices, e.g., from one to thousands, while maintaining an update rate, e.g., on the order of every millisecond to every Second, Sufficient to control and/or monitor the body parameter(s) at issue. Such implantable devices are preferably powered from recharge able batteries. Depending upon the power requirements of these devices and the available capacity of their recharge able batteries, the time between rechargings is potentially limited. Accordingly, power conservation techniques to extend the battery life of Such devices are particularly desirable. The present invention is thus directed to a multi mode crystal oscillator System Selectively configurable to minimize power consumption or noise generation to thus achieve desired battery-life and communication perfor mances Suitable for Such an implantable device.
SUMMARY OF THE INVENTION
The present invention is directed to a multi-mode crystal oscillator System Selectively configurable to minimize power consumption or noise generation. Such a System is particularly applicable to the communication System of an implantable device, e.g., the microStimulator/Sensor device described in U.S. Pat. Nos. 6, 164, 284, 6, 185, 452; 6, 472,  991; and the like. In such devices, their small size (an axial dimension of less than 60 mm and a lateral dimension of leSS than 6 mm) limits the size of the battery contained within and thus makes. It essential to minimize power consumption. Additionally, the Small size and battery capacity result in a limited amount of transmission power. Furthermore, the Small Size limits the antenna efficiency which makes it desirable to limit any noise generation to maximize the Signal-to-noise level of the resulting receive Signal. Accordingly, embodiments of the present invention alterna tively Supply power to a crystal oscillator in either a first mode that minimizes power consumption or a Second mode that minimizes noise generation.
In accordance with a preferred embodiment, a crystal oscillator System configured for alternatively minimizing power consumption or noise generation, comprises: (1) a crystal oscillator; (2) a first power Supply for powering the crystal oscillator in a first mode of operation, wherein the first power Supply operates as a Switching downconverter to minimize power consumption; (3) a second power Supply for powering the crystal oscillator in a Second mode of operation, wherein the Second power Supply operates as a Series downconverter to minimize noise generation; and (4) mode Switching circuitry for alternatively powering the crystal oscillator from the first or the Second power Supply according to desired System parameters.
In a further aspect of the present invention, the crystal oscillator System is of particular value when used in a communication System operating according to a communi cation protocol wherein the communication protocol is configured to have a majority of its time dedicated to intermessage delay portions between transmit and/or receive message portions (see, for example, U.S. Pat. No. 6,472,991 which is incorporated by reference herein in its entirety) and whereby the mode Switching circuitry Selects the Second mode of operation during the transmit and/or receive mes Sage portions and the mode Switching circuitry Selects the first mode of operation during the intermessage delay por tions.
In a still further aspect of preferred embodiments of the present invention, the crystal oscillator additionally includes circuitry for adjusting the operating frequency of the crystal oscillator. In a preferred implementation, this adjustment is accomplished by coupling a programmable capacitance to at least one node of the crystal of the crystal oscillator.
The novel features of the invention are set forth with particularity in the appended claims. The invention will be best understood from the following description when read in conjunction with the accompanying drawings. FIG. 3 comprises a block diagram of an oscillator System of the present invention wherein an oscillator, preferably low power, is powered from at least two power Supplies, a first one that minimizes power consumption that is used during the intermessage delay portions and a Second one that minimizes noise generation that is used during the transmit and/or receive message portions. 
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
The following description is of the best mode presently contemplated for carrying out the invention. This descrip tion is not to be taken in a limiting Sense, but is made merely for the purpose of describing the general principles of the invention. The scope of the invention should be determined with reference to the claims.
The present invention is directed to a multi-mode crystal oscillator System Selectively configurable to minimize power consumption or noise generation. Such a System is particularly applicable to the communication System of an implantable device, e.g., the microStimulator/Sensor device described in U.S. Pat. Nos. 6, 164, 284, 6, 185, 452; 6, 472,  991; and the like. In such devices, their small size (an axial dimension of less than 60 mm and a lateral dimension of leSS than 6 mm) limits the size of the battery contained within and thus makes it essential to minimize power consumption. Additionally, the Small size and battery capacity result in a limited amount of transmission power. Furthermore, the Small size limits the antenna efficiency which makes it desirable to limit any noise generation to maximize the Signal-to-noise level of the resulting receive Signal. Accordingly, embodiments of the present invention alterna tively Supply power to a crystal oscillator in either a first mode that minimizes power consumption or a Second mode that minimizes noise generation.
In accordance with a preferred embodiment, a crystal oscillator System configured for alternatively minimizing power consumption or noise generation, comprises: (1) a crystal oscillator; (2) a first power Supply for powering the crystal oscillator in a first mode of operation, wherein the first power Supply operates as a Switching downconverter to (4) mode Switching circuitry for alternatively powering the crystal oscillator from the first or the Second power Supply according to desired System parameters.
In a further aspect of the present invention, the crystal oscillator System is of particular use when used in a com munication System operating according to a communication protocol wherein the communication protocol is configured to have a majority of its frame time dedicated to intermes Sage delay portions between transmit and/or receive mes Sage portions and whereby the mode Switching circuitry Selects the Second mode of operation during the transmit and/or receive message portions and the mode Switching circuitry Selects the first mode of operation during the intermessage delay portions. An exemplary communication protocol Suitable for use with the present invention is described in commonly-owned U.S. Pat. No. 6, 472, 991 (hereinafter referred to as the '991 patent), entitled "Multi where the temporal position of transmit period 54 is defined at least in part by a unique identifier, e.g., a device ID, for each slave 62. What is significant about this protocol struc ture 50 is that the timing capability of each slave 62 must be sufficiently precise so that the transmit period 54 for each slave 62 will not overlap or otherwise interfere with another slave 62. Providing that this precision is achieved, the 991 patent teaches that power Savings can be achieved by turning off portions of the communication circuitry when they are not needed, e.g., during the intermessage delay portions 56, 58. These power Savings can be quite significant due to the relatively small percentage of the frame time 55 that receive and transmit circuitry portions are needed (see time periods 52, 54) versus the intermessage delay portions (see time periods 56,58).
However, to fully achieve the potential benefits of this communication protocol 50, power consumption for any remaining circuitry must be minimized as well. To achieve Sufficient timing precision, a crystal oscillator is needed and Since timing related to the crystal oscillator is used for determining the position of each time period, it must be operational throughout each cycle of the communication protocol 50. Accordingly, it is preferred that the selected crystal oscillator circuit consume relatively Small amounts of power. Furthermore, it is preferred that the selected crystal oscillator circuit operate at a low Voltage, e.g., preferably below 2 volts (0.9 volts in a preferred implementation). Such a crystal oscillator is described by Embodiments of the present invention further reduce the power consumption of the Selected oscillator, e.g., a VittoZ type oscillator, by using a Switching mode type of power Supply to downconvert a power Source to the operating Voltage for the oscillator. Additionally, Since Such a Switch ing mode power Supply typically generates noise that could adversely effect communication capabilities, embodiments of the present invention Switch to using a Series downcon verter mode power Supply during the transmit 54 and/or receive 52 time periods.
FIG. 3 comprises a block diagram of an oscillator System 100 of the present invention wherein an oscillator 102, preferably a low power oscillator Such as a VittoZ-type oscillator, is powered from at least two power Supplies, a first one 104 that minimizes power consumption that is used during the intermessage delay portions 56, 58 and a Second one 106 that minimizes noise generation that is used during the transmit 54 and/or receive 52 message portions. Oscil lator 102 preferably runs off of a low voltage V, e.g., 0.9 Volts in a currently preferred implementation, and a low current, typically less than 50 ua and preferably less than 5 tla depending upon the programmed amplitude of oscillation to generate a frequency output f, e.g., 25 MHZ, Suitable for division to obtain timing and modulation frequencies. Series downconverter mode power supply 106 operates in a conventional manner, e.g., in a constant Voltage or current mode, to reduce the Voltage V, e.g., 1.8 volts in a currently preferred implementation, to V, while Switching downcon verter mode power Supply 104 operates on voltage V, e.g., 2.7 volts in a currently preferred implementation, to reduce it to V. (While a different V, and V, have been described, 3, which comprises a plurality of capacitors (C-C) and Switches (S1-S, So-S) for reconfiguring the charge and discharge paths to and from the capacitors to thus form a power efficient downconverter. While such a downconverter 104 is relatively power efficient as compared to the series downconverter 106, Switching downconverter 104 does gen erate more noise (which is not desirable during receive 52 and/or transmit54 time periods). By periodically enabling and/or disabling Switches within the Switching downcon verter 104, input voltage V, is downconverted to an output voltage V (which is used as V at the oscillator 102). The Switching downconverter 104 will typically decrease the current drain by a factor of 3 minus the Switching efficiency, e.g., a factor of approximately 2.5. The average current drain In a still further aspect of preferred embodiments of the present invention, the crystal oscillator system 100 addition ally includes circuitry for adjusting the frequency of the crystal oscillator 102. The crystal oscillator is essentially comprised of an inverting transconductance amplifier 164 ( see FIG. 3 ) having its current Source output connected to a second node 122 of the crystal 124 and a first node 120 of the crystal 124 connected to the input of the inverting transconductance amplifier 164. Additionally, capacitors C., C are respectively coupled to connection nodes 120, 122. The crystal 124 has a Series resonance frequency which is preferably Selected to be slightly below a target frequency (approximately 25 MHz in a preferred implementation).
However, in the preferred embodiment, oscillator 102 is configured in a mode to operate in a parallel resonance mode in which the crystal 124 oscillates at a frequency above (approximately 0.1% above) the Series resonance frequency.
The operating frequency of an oscillator operated in a parallel resonance mode is determined by the amount of capacitive loading on the crystal. The highest frequency is initially determined by the parasitic capacitive (C1, C2) 7 loading on each of the connection nodes 120, 122 of the crystal 124. As the capacitance increases (within limits) on either one of the operating nodes (120 or 122), the operating frequency decreases (nonlinearly) toward the Series reso nance frequency. Accordingly, the operating frequency of the oscillator 102 may be adjusted by coupling a program mable capacitance to either one of the crystal 124 connec tion nodes, i.e., node 120 or node 122. The programmable capacitance is formed from a plurality of capacitors C-Cy which are selectively combined with a plurality of Switches 126, 128, preferably semiconductor Switches such as FETs. The selection of which portions of Switches 126, 128 are enabled is preferably determined by the output of a latch 130 under control of the communication controller 108 via a data bus 132 and a load clock 134. While many schemes (e.g., binary weighting) are possible for the Selection of the capacitors that form the programmable capacitance 118, the preferred implementation utilizes a Scheme where at least Some of the capacitors are cumulatively enabled, i.e., first C, then C+C, then C+C+C, etc. Such a Scheme, referred to herein as thermometer encoding due to the correspondence of the Sequencing of at least a portion of its enable lines 136-136 to a conventional thermometer, ensures monoticity. This monoticity simplifies the closed loop control (described later) for controlling the frequency of the crystal oscillator 102. Additionally, to ensure a suf ficient range of adjustment, many Schemes, e.g., an expo nential range of adjustment, are also possible. In the presently-preferred implementation, a coarse adjustment 128 (which uses the aforementioned thermometer decoder) is coupled with a fine adjustment 126 to achieve a Sufficient range and precision of adjustment. Capacitors C-C and C-C are Selectively combined accordingly using their associated Switches 128, 126 to achieve the coarse and fine adjustments. Referring again to FIG. 1 , we again note the placement of the transmit portion 54 following the receive portion 52 is determined at least in part by a unique device ID. The relative placement of the transmit portion 54 is particularly Significant in the exemplary protocol 50, i.e., intermessage delay 56 must be sufficiently precise to ensure a lack of interference between transmit portions 54 of the other slaves 62. In the 991 patent, the use of a phase locked loop in the slave device 62 is described which adjusts the phase of its clock to data received from the master device 60 in receive time period 52. However, it is still preferred to ensure the there will be no phase error due to the aforementioned phase locked loop. However, if there is a frequency difference, a phase error will result and this error signal 150 (generated by phase error detector 178 which determines the correlation between the baud rate clock 172 and the received clock extracted from the communication signal 110) can be used as an indication of the direction and magnitude of the error in the frequency of oscillator 102. Typically, the oscillator frequency will be Sufficiently precise that only a phase error will result. In devices where a phase error Signal is not Sufficient, i.e., when there is an error of multiple baud times, a unique portion of the received data, e.g., a Synchronization pattern, may be used as a time reference for generating the error Signal.
If the error signal 150 is positive, then the clock rate of the oscillator 102 is too slow and should be increased. This clock rate increase is accomplished by reducing the pro grammable capacitance 118. Alternatively, if the error signal is negative, the oscillator 102 is too fast and the clock rate should be decreased, i.e., by increasing the programmable capacitance 118. FIG. 6 shows a simplified block diagram of such a closed loop control system. In block 200, the error signal 150 is measured. If the error signal 150 is zero (or within a designated range of Zero) (see block 202), no adjustment is needed. However, if the error signal 150 is greater than Zero (see block 204) (Signifying that the oscil lator is running too slow), the programmable capacitance 118 is decreased in block 206 to increase oscillator fre quency. Alternatively, if the error signal 150 is less than Zero (see block 204) (signifying that the oscillator is running too fast), the programmable capacitance 118 is increased in block 208 to decrease the oscillator frequency. Preferably, any adjustment is done according to the Smallest possible
Step, e.g., a fine
Step of Switch 126, So that the oscillator frequency adjusts Smoothly toward the desired frequency without overshoot. However, if desired, the needed capaci tance change may be calculated according to the measured error signal 150 to achieve the desired oscillator frequency in fewer iterations, i.e., faster (see the alternative path of block 210).
While the invention herein disclosed has been described by means of Specific embodiments and applications thereof, numerous modifications and variations could be made thereto by those skilled in the art without departing from the Scope of the invention Set forth in the claims. For example, while a VittoZ-type oscillator is the preferred oscillator type, the present invention can beneficially improve the performance, i.e., decrease power consumption and decrease noise generation, of other oscillator Structures as well. Furthermore, while a single adjustable capacitance has been shown coupled to either one of the connection nodes of the crystal, it is recognized that two adjustable capacitors may also be used where a first adjustable capacitance 118 is 9 connected to the first node 120 and a second adjustable capacitor 118b (not shown but constructed in a similar manner to programmable capacitance 118) is connected to the second node 122. It is therefore to be understood that within the Scope of the claims, the invention may be practiced otherwise than as Specifically described herein.
What is claimed is:
1. A crystal oscillator System configured for alternatively minimizing power consumption or noise generation, Said System comprising: a crystal oscillator; a first power Supply for powering Said crystal oscillator in a first mode of operation, wherein Said first power Supply operates as a Switching downconverter to mini mize power consumption; a Second power Supply for powering Said crystal oscillator in a Second mode of operation, wherein Said Second power Supply operates as a Series downconverter to minimize noise generation; and mode Switching circuitry for alternatively powering Said crystal oscillator from Said first or Said Second power Supply according to desired System parameters. 2. The crystal oscillator System of claim 1 configured for use in a communication System operating according to a communication protocol wherein Said communication pro tocol is configured to have a majority of its time dedicated to intermessage delay portions between transmit and/or receive message portions and whereby Said mode Switching circuitry Selects Said Second mode of operation during Said transmit and/or receive message portions and Said mode Switching circuitry Selects Said first mode of operation during Said intermessage delay portions.
3. The crystal oscillator system of claim 1 additionally comprising circuitry for adjusting the frequency of Said crystal oscillator.
4. The crystal oscillator system of claim 3 whereby said crystal oscillator comprises a crystal having first and Second interconnection nodes and wherein Said frequency adjusting circuitry comprises a programmable capacitance to be added to a Selected one of Said interconnection nodes of Said crystal whereby the frequency of Said crystal oscillator is adjusted.
5. The crystal oscillator system of claim 4 wherein said programmable capacitance comprises a plurality of capaci tors that are programmably coupled to Said Selected one of Said interconnection nodes.
6. The crystal oscillator of claim 4 wherein Said program mable capacitance comprises a coarse adjustable capaci tance for Setting an adjustment range and a fine adjustable capacitance for adjusting the capacitance relative to Said adjustment range.
7. The crystal oscillator of claim 6 additionally compris ing a thermometer decoder for forming Said coarse adjust able capacitance.
8. The crystal oscillator of claim 4 additionally compris ing measurement circuitry for measuring a frequency error Signal wherein Said programmable capacitance is adjusted in response to Said error Signal to cause Said frequency error Signal to decrease.
9. The crystal oscillator of claim 8 wherein said measure ment circuitry periodically measures Said frequency error Signal.
10. The crystal oscillator of claim 9 wherein said pro grammable capacitance is adjusted to minimize Said fre quency error Signal Over a Series of measurements.
11. The crystal oscillator of claim 8 wherein said mea Surement circuitry periodically measures Said frequency error Signal by determining a baud timing error relative to an external reference. 14. The crystal oscillator system of claim 3 wherein said crystal oscillator includes a crystal having a Series resonant frequency below a target frequency and Said crystal oscil lator is configured to operate in a parallel resonant mode at a frequency above Said Series resonant frequency and Said circuitry for adjusting the frequency of Said crystal oscillator causes the frequency of Said oscillator to be programmably adjusted toward the target frequency.
15. The crystal oscillator system of claim 1 wherein said first power Supply operates as a constant current Source.
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